Simple code yielding error even though syntax seems correct (ISE VERILOG)